

TABLE OF CONTENTS

<i>Preface</i>	<i>iii</i>
<i>Conference organization</i>	<i>iv</i>
Section I	1
Ultra-Shallow Source/Drain Junctions	
1 Ultra-Shallow Junction Implant Anneal Using Xenon Arc Flash Lamps <i>W.S. Yoo and K. Kang</i>	3
2 Fundamental Issues in Millisecond Annealing <i>N. Acharya and P.J. Timans</i>	11
3 Radiative Properties of Silicon Considering Surface Imperfections and Chamber Effects <i>Z M. Zhang and H.J. Lee (Invited Paper)</i>	19
4 Optimization of Pre-Amorphization and Dopant Implant Conditions for Advanced Annealing <i>S.B. Felch, H. Graoui and A. Mayur</i>	31
5 Application of Ultra-rapid Thermal Annealing for Electrical Activation for Next Generation MOSFETs <i>K. Suguro, T. Ito, K. Nishinohara, K. Matsuo, T. Iinuma, H. Itokawa and Y. Kawase (Invited Paper)</i>	39
6 Defect Behavior and Control in Advanced CMOS Process Technologies <i>C. Claeys and E. Simoen (Electronic Division Medal Award Paper)</i>	50
7 Influence of Surface Chemistry on Ultrashallow Junction Formation <i>K. Dev and E.G. Seebauer</i>	66
8 Sub-30 nm Abrupt Junction Formation in Strained Si/Si _{1-x} Ge _x CMOS Device <i>K.L. Lee, F. Cardone, P. Saunders, P. Kozlowski, P. Ronsheim, H. Zhu, J. Li, J. Chu, K. Chan and M. Ieong (Invited Paper)</i>	71
9 Stability of Shallow Junctions: Issue and Solution <i>L. Shao, P.E. Thompson, X.M. Wang, H. Chen, J.R. Liu, and W.-K. Chu</i>	82

10	Solid Phase Epitaxy- Activation and Deactivation of Boron in Ultra-Shallow Junctions <i>W. Lerch, S. Paul, J. Niess, F. Cristiano, Y. Lamrani, P. Calvo, N. Cherkashin, D.F. Downey and E.A. Arevalo (Invited Paper)</i>	90
11	Ultra Shallow p ⁺ /n Junctions Fabricated by Plasma Doping and All Solid State Laser Annealing <i>K. Tsutsui, Y. Sasaki, C.-G. Jin, H. Tamura, B. Mizuno, R. Higaki, T. Sato, K. Majima, S.-I. Ohmi and H. Iwai</i>	106
12	Structure and Dynamics of Si Interstitials at Si(001) and Si(001)/SiO ₂ <i>T.A. Kirichenko, D. Yu, S.K. Banerjee and G.S. Hwang</i>	112
13	Interaction between Interstitials and Arsenic-Vacancy Complexes in Crystalline Silicon <i>S. A. Harrison, T. F. Edgar and G. S. Hwang</i>	120
14	Gate-Source /Drain Extension Overlap Control with Angled Implants: TCAD Modeling Study <i>S. Thirupapuliyur, A. Al-Bayati, A. Jain and A. Mayur</i>	127
15	Significant Improvement in Device Performance of Advanced Dynamic Random Access Memory by Hot Wall-Based Single Wafer Rapid Thermal Annealing <i>T. Setokubo, E. Nakano, K. Aizawa, H. Miyoshi, J. Yamamoto, T. Fukada and W.S. Yoo</i>	135
16	Integration of Low and High Temperature Junction Anneals for 45 nm CMOS <i>R. Lindsay, B. Pawlak, K. Henson, A. Satta, S. Severi, A. Lauwers, R. Surdeanu, S. McCoy, J. Gelpey, X. Pages and K. Maex (Invited Paper)</i>	145
Section II Silicide Contacts to Ultra-Shallow Junctions		157
17	Nickel SALICIDE Technology for Sub-100 nm CMOS Devices <i>J.P. Lu, D. Miles, A. Li-Fatou, Y.Q. Xu, J. Zhao, A. Gurba, A. Griffin, Jr., B. Hornug, M. Hewson, T. Grider, D. Mercer and C. Montgomery (Invited Paper)</i>	159
18	The Effect of Ramp Rate - Short Process Time and Partial Reactions on Cobalt and Nickel Silicide Formation <i>X. Pagès, K. van der Jeugd, V. Kuznetsov, E. Granneman, A. Lauwers and R. Lindsay</i>	174

19	Formation and Characterization of NiSi-Silicided n ⁺ -p Shallow Junctions Using Implantation Through Silicide and Low Temperature Furnace Annealing <i>C.-C. Wang and M.-C. Chen</i>	183
20	Optimized Nickel Silicide Formation Process for High Performance Sub-65nm CMOS Nodes <i>B. Froment and V. Carron</i>	191
Section III		203
Advanced Gate Stacks I: Oxynitrides and Polysilicon Gate Electrodes		
21	Reduced Poly-Si Gate Depletion Effect by Pulsed Excimer Laser Annealing <i>H.Y. Wong, H. Takeuchi, T.-J. King, M. Ameen and A. Agarwal (Invited Paper)</i>	205
22	Ultra-Thin Silicon Oxynitride Gate-Dielectric Made by ECR Plasmas <i>G.A. Manera, J.A. Diniz, I. Doi and J.W. Swart</i>	216
23	Characterization of Silicon Nitride Films for the Thin Film Transistor Gate Dielectric <i>S. Abbasi, H. Abu-Safe, H. Naseem and W. Brown</i>	222
24	Laser Anneal Technology for Enhancement of Poly-Silicon Dopant Activation <i>Y. Ma, K.Z. Ahmed, K.L. Cunningham, C.S. Olsen, T.Y.B. Leung, R.C. McIntosh, A.J. Mayur, H. Liang, M. Yam, M. Castle, S. Muthukrishnan, P.M. Liu, M. Foad, G.E. Miner and G.S. Higashi</i>	230
25	Further Optimization of Plasma Nitridation of Ultra-thin Oxides for 65 nm Node MOSFETs <i>P.A. Kraus, T.C. Chua, A. Rothschild, F.N. Cubaynes, A. Veloso, S. Mertens, L. Date, T.M. Bauer, K.Z. Ahmed, J. Campbell, F. Nouri, J. Cruse, R. Schreutelkamp and M. Schaekers</i>	236
26	Enhancement of Manufacturability in Polycrystalline Silicon Process by Using Disilane Precursor at 65nm CMOS Technology <i>Y. Chen, H. Bu, K. Cunningham, B. Spicer and S. Wang</i>	244

Section IV	253
Advanced Gate Stacks II: High-k Gate Dielectrics and Metal Gate Electrodes	
27 Band Alignment Issues in Metal/Dielectric Stacks: A Combined Photoemission and Inverse Photoemission Study of the HfO ₂ /Pt and HfO ₂ /Hf Systems <i>S. Sayan, R.A. Bartynski, J. Robertson, J.S. Suehle, E. Vogel, N.V. Nguyen, J. Ehrstein, J.J. Kopanski, S. Suzer, M. B. Holl and E. Garfunkel (Invited Paper)</i>	255
28 A Novel Atomic Layer Deposition Process to Deposit Hafnium Silicate Thin Films <i>Y. Senzaki, M. Park, L. Bartholomew, and H. Chatham</i>	264
29 Recent Progress in Gate Dielectric Scaling <i>G. Higashi, P. Kraus, T.C. Chua, C. Olsen, K. Ahmed, F. Nouri, S.S. Kher, R. Sharangpani, P. Deaton, E.J. Ulloa, G. Tevatia and P.K. Narwankar (Invited Paper)</i>	271
30 Hafnium Titanate as a High-k Gate Insulator <i>F. Chen, M. Li, V. Afanasev, W. Gladfelter, and S. Campbell</i>	278
31 Electrical Characterization of HfO _x N _y Gate Dielectric with Different Nitrogen Concentration Profiles Formed by Rapid Thermal Annealing <i>C.-L. Cheng, K.-S. Chang-Liao and T.-K. Wang</i>	286
32 Low-Frequency Noise Characterization in HfAlO _x /SiO ₂ n-MOSFETs <i>T. Horikawa, N. Yasuda, W. Mizubayashi, K. Iwamoto, K. Tominaga, K. Akiyama, K. Yamamoto, H. Hisamatsu, H. Ota, T. Nabatame and A. Toriumi (Invited Paper)</i>	292
33 Effects of Impurities in Hafnium Dioxide <i>B. Xia, A. Stesmans, F. Chen, Z. Zhang, W.L. Gladfelter and S.A. Campbell</i>	304
34 Factors Influencing the Threshold Voltages of Metal Oxide CMOS Devices <i>C. Hobbs, L. Fonseca, S. Samavedam, J. Grant, V. Dhandapani, B. Taylor, L. Dip, D. Triyoso, D. Gilmer, J. Schaeffer, R. Hegde, H. Tseng, B. White, and P. Tobin (Invited Paper)</i>	313
35 Challenges in Integration of Metal Gate High-k Dielectrics Gate Stacks <i>W. Tsai, L-A. Ragnarrson, T. Schram, S. DeGendt, and M. Heyns (Invited Paper)</i>	321

36	Atomic Layer Deposition of Dielectrics and Electrodes for Embedded-DRAM Capacitor Cells in 90 nm Technology and Beyond <i>E. Gerritsen, N. Jourdan, M. Piazza, D. Fraboulet, F. Monsieur, J.F. Damlencourt, F. Martin, E. Mazaleyrat, K. Barla and G. Bartlett (Invited Paper)</i>	328
37	Fully Silicided Metal Gates for High Performance CMOS Technology - <i>W.P. Maszara (Invited Paper)</i>	341
38	Silicon Precursors for Gate Dielectric and Electrode Applications <i>C.A. Hoover, S.H. Meiere, M.H. Litwin, J.P. Natwora, G.B. Piotrowski, D. Zhang and J. Peck</i>	354
39	TiCl ₄ as a Precursor in the TiN Deposition by ALD or PEALD <i>K.-E. Elers, J. Winkler and S. Marcus</i>	361
Section V New CMOS Technologies		369
40	Device and Substrate Design for Sub-10nm MOSFETs <i>M. Ieong, B. Doris, J. Kedzierski, Z. Ren, K. Rim, M. Yang, H. Shang and L. Chang (Invited Paper)</i>	371
41	CMOS Optoelectronics <i>C.W. Liu and B.C. Hsu (Invited Paper)</i>	383
42	Low Thermal Budget Ge MOS Technology <i>C.O. Chui and K. Saraswat (Invited Paper)</i>	396
43	Strained Ge MOSFETs: Devices and Process Technology <i>A. Ritenour, M. Lee, N. Lu, W. Bai, S. Yu, E. Fitzgerald, D.L. Kwong and D. Antoniadis (Invited Paper)</i>	406
44	Source-Drain Series Resistance: The Real Limiter to MOSFET Scaling <i>S.E. Thompson (Invited Paper)</i>	412
Author Index		421
Subject Index		425